library verilog;
use verilog.vl_types.all;
entity zl_2346_4_vlg_sample_tst is
    port(
        cin             : in     vl_logic;
        clk             : in     vl_logic;
        datain          : in     vl_logic_vector(3 downto 0);
        en              : in     vl_logic;
        s               : in     vl_logic_vector(2 downto 0);
        sel             : in     vl_logic;
        wt              : in     vl_logic;
        sampler_tx      : out    vl_logic
    );
end zl_2346_4_vlg_sample_tst;
